1. 8x8 Multiplier
2. UART
3. Avalon Bus Modeling
4. Avalon Bus : PWM
5. Avalon Bus : GPIO
8-Bit Multiplier.
Development Environment. Program : Quartus Prime 18.1 Lite Edition Tool : Modelsim 10.5b Starter Edition FPGA : MAX10 Grammer : Verilog2001 Objective. Design an 8-bit Multiplier module in Verilog and verify the results through simulation. Why? ALU는 CPU
onlyiknowabout.tistory.com
UART.
Development Environment. Program : Quartus Prime 18.1 Lite Edition, Tera-term. Tool : Modelsim 10.5b Starter Edition. FPGA : Cyclone V Hardware Devices : De1-SoC Board, FT232BL. Language : Verilog2001. Objective. Outputs ASCII code on the LED of De1-SoC bo
onlyiknowabout.tistory.com
Avalon Bus Modeling.
Development Environment. Program : Quartus Prime 18.1 Lite Edition, Eclipse Mars.2 Release(4.5.2) Tool : Modelsim 10.5b Starter Edition FPGA : Cyclone V Hardware Devices : De1-SoC Board. Grammer : Verilog2001 Objective. Design an Avalon Bus and verify read
onlyiknowabout.tistory.com
Avalon Bus : PWM
Development Environment. Program : Quartus Prime 18.1 Lite Edition, Eclipse Mars.2 Release(4.5.2) Tool : Modelsim 10.5b Starter Edition FPGA : Cyclone V Hardware Devices : De1-SoC Board. Language : Verilog2001. Objective. Control PWM and adjust LED brightn
onlyiknowabout.tistory.com
Avalon Bus : GPIO
Development Environment. Program : Quartus Prime 18.1 Lite Edition, Eclipse Mars.2 Release(4.5.2) Tool : Modelsim 10.5b Starter Edition FPGA : Cyclone V Hardware Devices : De1-SoC Board. Language : Verilog2001 Objective. Design GPIO corresponding to commer
onlyiknowabout.tistory.com
'[Harman] 반도체 설계 > Quartus' 카테고리의 다른 글
| Quartus II project - Nios II (0) | 2023.09.14 |
|---|---|
| Quartus II project - Avalon pwm. (0) | 2023.09.09 |
| Quartus II project - Verilog HDL Design pptx. (3) | 2023.08.27 |
| Quartus II project - Uart Rx Segment [2]. (0) | 2023.08.19 |
| Quartus II project - Uart Rx Segment [1]. (0) | 2023.08.17 |
