| Master > Slave | Slave > Master | My_reg |
| mp_addr mp_bEn mp_rD mp_wR mp_wData |
mp_rData mp_waitR |
addr bEn rD wR wData waitR rData rMy_reg |
My_reg Implementation.
avalon_model
Test-Bench
Tcl
Simulation waveform
mp_writedata > my_reg > mp_readdata = rData
Board Verification > niosII.qsys
My_reg_0 Base address : 0x0000_1088
Nios II Console
'[Harman] 반도체 설계 > Avalon' 카테고리의 다른 글
| SoC Design with Nios II Processor. (2) | 2023.10.21 |
|---|---|
| Avalon Memory-Mapped Interfaces - pwm. (0) | 2023.10.16 |
| Avalon Memory-Mapped Interfaces. (0) | 2023.10.14 |
| Avalon - Nios II processor : GPIO (0) | 2023.10.11 |
| Quartus II project - Nios II(Avalon Model) (0) | 2023.10.07 |
